https://www.palici.net/education/taking-the-heat-thermo-mechanical-failure-modes-in-electronics
https://www.palici.net/education/anatomy-of-a-printed-circuit-board-pcb
https://www.palici.net/education/tensile-vs-shear-load-on-solder-joints
https://www.palici.net/education/from-silicon-to-solder
https://www.palici.net/education/through-hole-vs-surface-mount-solder-fatigue
https://www.palici.net/education/chip-packaging-basics
https://www.palici.net/education/cant-avoid-cte-mismatch
https://www.palici.net/education/over-constrained-pcb-assemblies
https://www.palici.net/education/failure-during-chip-attach
https://www.palici.net/education/why-packaging-matters-an-overview
https://www.palici.net/education/copper-fatigue-in-pth-and-microvias
https://www.palici.net/education/mixing-solders-on-the-fly
https://www.palici.net/education/plated-through-hole-quality-factor
https://www.palici.net/education/ttf-vs-test-to-pass
https://www.palici.net/education/chip-packaging-at-the-speed-of-gordon-moore
https://www.palici.net/education/calculate-the-time-to-failure-from-characteristic-life